

9 a global video bus which routes the video data between said processing  
10 module and said at least one video processing module; and

11 a global control bus which provides said control data to/from said  
12 processing module from/to said at least one video processing module, said global  
13 control bus being separate from said [video data on said] global video bus.

1 2. (Amended) The system of claim 1, wherein said video data is  
2 coupled with associated video timing signals [information] synchronized to a system  
3 clock signal, and each video processing module comprises a crosspoint switch  
4 which routes said video data and its associated video timing signals [information]  
5 to/from respective ones of the parallel pipelined video hardware components, said  
6 timing [data] signals indicating when the video data represents active video  
7 information [compensating for pipeline delay in said video processing module].

Q1  
Cont.  
1 3. (Amended) The system of claim 2, wherein each video processing  
2 module further comprises a crosspoint switch state machine which monitors  
3 transfers of video data over each data path of said crosspoint switch and facilitates  
4 [selection of idle data] allocating paths for [each transfer of data from one]  
5 transferring the video data among the parallel pipelined video hardware [component  
6 to another] components.

Sub B2  
1 4. (Amended) The system of claim 2, wherein at least one video  
2 processing module comprises a configurable arithmetic logic unit (CALU)  
3 responsive to said video data and its associated video timing [information] signals  
4 so as to automatically compensate for differences in input video timing between  
5 respective images and to provide dual image pointwise video processing operations  
6 and image accumulations.

1 5. (Amended) The system of claim 2, wherein at least one video  
2 processing module comprises at least one pyramid filtering processor which  
3 generates [pyramid] spatially filtered representations of the video data at  
4 respectively different resolutions so as to facilitate real-time processing of said

50

5 video data [for said particular image processing tasks of said video processing  
6 system].

1 6. (Amended) The system of claim 2, wherein the modular video  
2 processing system includes a plurality of video processing modules and each video  
3 processing module comprises a connection for at least one daughterboard [which  
4 performs a video processing function on said video data which is unique to  
5 particular image processing tasks of said video processing system] the connection  
6 including means for routing at least a portion of the control data between the  
7 processing module and the daughterboard and for coupling the daughterboard to the  
8 crosspoint switch.

1 <sup>16</sup>  
2 <sup>7.</sup> (Amended) The system of claim <sup>15</sup> 6, [wherein said at least one]  
3 further including a daughterboard [comprises] comprising a display processor card  
4 coupled to the daughterboard connection of one of the plurality of video processing  
5 modules, the display processor card including video input [and output] ports  
6 connected to said crosspoint switch and an encoder which converts video data  
7 received at [an] at least one of the input [port] ports into a video signal of a  
8 predetermined format for display.

1 <sup>17</sup>  
2 <sup>8.</sup> (Amended) The system of claim <sup>15</sup> 6, [wherein said at least one]  
3 further including a daughterboard [comprises] comprising a digitizer card coupled  
4 to the daughterboard connection of one of the plurality of video processing  
5 modules, the digitizer card including video [input and] output ports connected to  
6 said crosspoint switch and a decoder which decodes and digitizes video data  
7 received at [an] at least one input port into a video signal of a predetermined format  
8 [for further processing so as to provide an input and output interface for digital  
9 video] and provides the digitized video data to at least one of the output ports.

1 <sup>18</sup>  
2 <sup>9.</sup> (Amended) The system of claim <sup>15</sup> 6, [wherein said at least one]  
3 further including a daughterboard [comprises] comprising a correlator card coupled  
4 to the daughterboard connection of one of the plurality of video processing

4 modules, the correlator card including a plurality of video input and output ports  
5 connected to said crosspoint switch and a plurality of video processing channels,  
6 each channel comprising a configurable arithmetic logic unit, a pyramid filtering  
7 processor, and a look up table [which correlate respective images in each video  
8 processing channel in a predetermined manner].

1 <sup>19</sup>~~10~~. (Amended) The system of claim <sup>17</sup>~~6~~, [wherein said at least one]  
2 further including a daughterboard [comprises] comprising a warper card coupled to  
3 the daughterboard connection of one of the plurality of video processing modules,  
4 the warper card including video input and output ports connected to said crosspoint  
5 switch, [and an address generator and] a pair of memory banks, an address  
6 generator, for controlling memory read operations and memory write operations in  
7 the memory banks, and a bilinear interpolator [for parametric transformation of  
8 video data received at an input port].

1 <sup>20</sup>~~11~~. (Amended) The system of claim [6] <sup>19</sup>~~10~~, wherein said [at least one]  
2 daughterboard comprises a warper card including a plurality of video input and  
3 output ports connected to said crosspoint switch, a pair of memory banks, and a  
4 plurality of] address generator and said bilinear interpolator are implemented as at  
5 least one field programmable gate array [arrays programmed so as to provide  
6 parametric transformation of video data received at said input ports].

1 ~~12. (Amended) The system of claim 1, wherein said processing~~  
2 ~~module comprises at least two microprocessors each of which has an associated~~  
3 ~~random access memory which is not shared with any other microprocessor, [and]~~  
4 ~~said processing module further comprising a shared memory which is accessible by~~  
5 ~~each microprocessor of said processor module through an arbitrated control bus~~  
6 ~~which arbitrates requests for access to said shared memory from each~~  
7 ~~microprocessor.~~

1 ~~13. (Amended) The system of claim 12, wherein said processing~~  
2 ~~module includes means for using the control data to program the at least one video~~

3 processing module to perform at least one of the different video processing  
4 operations on the video data and means for providing a [provides at least one]  
5 synchronous start signal to begin the at least one video processing operation [for  
6 each different video processing operation of each video processing module].

1 <sup>5</sup><sub>14</sub>. (Amended) The system of claim <sup>3</sup><sub>12</sub>, wherein said processing  
2 module further comprises a communications [devices] interface for communicating  
3 with external devices, said communications [devices] interface being [accessed by  
4 each of said microprocessors via] coupled to said arbitrated control bus for access  
5 by each of said at least two microprocessors.

1 <sup>6</sup><sub>15</sub>. (Amended) The system of claim <sup>3</sup><sub>12</sub>, wherein said random access  
2 memory associated with each microprocessor is connected to said global video bus  
3 [and stores] to store video data for transmission to, and [stores] video data received  
4 from [said at least one video processing module over] said global video bus.

1 <sup>7</sup><sub>16</sub>. (Amended) The system of claim <sup>3</sup><sub>12</sub>, wherein said processor  
2 module further comprises a semaphore register [available to each microprocessor  
3 via] coupled to said arbitrated control bus, said semaphore register storing  
4 semaphores so as to facilitate coordination of [and mutual exclusion of] mutually  
5 exclusive operations by said at least two microprocessors.

1 <sup>Sub C3</sup><sub>17</sub>. (Amended) The system of claim 1, further comprising a hardware  
2 control library loaded on a general purpose microprocessor of said processing  
3 module, said hardware control library comprising a set of functions for  
4 programming the parallel pipelined video hardware of said at least one video  
5 processing module to perform [predetermined] respective ones of said different  
6 video processing operations concurrently.

1 <sup>9</sup><sub>18</sub>. (Amended) The system of claim <sup>8</sup><sub>17</sub>, wherein said processing  
2 module comprises at least two general purpose microprocessors and said hardware  
3 control library further comprises a set of functions for coordinating concurrent

4 multitask processing operations of said at least two general purpose  
5 microprocessors.

SubBS  
1 19. (Amended) The system of claim 17, wherein said control data  
2 comprises [video device information] respective control signals for each hardware  
3 component of said video processing system, wherein said functions of said  
4 hardware control library manipulate said [video device information] control signals  
5 to program said hardware components for each of said different video processing  
6 operations.

a  
Cont.  
1 20. (Amended) A method of creating a modular video processing  
2 system, comprising the steps of:  
3 providing video data via a global video bus;  
4 providing a global control bus;  
5 connecting [to a global control bus] a processing module containing at least  
6 one general purpose microprocessor to said global video bus and said global control  
7 bus [which controls] said microprocessor controlling hardware and software  
8 [operation] operations of said video processing system using control data and  
9 processing said video data;  
10 connecting to said global control bus and said global video bus to at least  
11 one video processing module which contains parallel pipelined video hardware  
12 [which is programmable by] that is responsive to said control data to provide  
13 different video processing operations on [an input stream of] the video data;  
14 wherein said processing module [detecting] detects the presence of each  
15 video processing module connected to said global control bus; and [said processing  
16 module passing] passes said control data to each detected video processing module  
17 over said global control bus to program said parallel pipelined video hardware to  
18 perform [a video processing function which is unique to particular processing tasks  
19 of said video processing system] at least one of said video processing operations.

54

1           21.       (Amended) The method of claim 20, comprising the additional  
2 steps of [coupling to a global video bus said video data with] connecting the  
3 hardware components of the processing module to a crosspoint switch and  
4 providing associated video timing [information] signals with the video data, said  
5 video timing signals being synchronized to a system clock signal, and routing said  
6 video data and [its] associated video timing [information] signals to/from respective  
7 parallel pipelined video hardware components of said video processing module over  
8 said global video bus via [a] the crosspoint switch, said timing signals indicating  
9 when the video data represents active video information [data compensating for  
10 pipeline delay in said video processing module].

*a! Cont.* *Sub 15*  
1           22.       (Amended) The method of claim 21, comprising the additional  
2 step of [said processing module] providing at least one synchronous start signal [to  
3 each detected video processing module over] via said global control bus said  
4 synchronous start signal being coupled to the processing module and to the at least  
5 one video processing module to signal the start of the at least one video processing  
6 operation.

1           23.       (Amended) The method of claim 22, comprising the additional  
2 step of coupling a semaphore register to the processing module said semaphore  
3 register being configured to coordinate [coordinating] multitask processing  
4 operations when said processing module comprises at least two general purpose  
5 microprocessors.

*Sub 15*  
*Cb*  
1           24.       (Amended) The method of claim 21, comprising the additional  
2 steps of connecting a crosspoint state machine to said crosspoint switch, said  
3 crosspoint state machine monitoring transfers of video data over each data path of  
4 said crosspoint switch and [facilitating selection of idle data] allocating paths for  
5 [each transfer of data from one] transferring the video data among the parallel  
6 pipelined video hardware [component to another] components.

55

Sub B6/

1 25. (Amended) The method of claim 21, wherein said control data  
2 comprises [video device information] respective control signals for each hardware  
3 component of said video processing system, [comprising the further step of said]  
4 the method including the step of coupling said processing module [manipulating] to  
5 manipulate said [video device information] control signals to program said  
6 hardware components for each of said different video processing operations.

1 26. (Amended) The method of claim [21] 22, comprising the steps of  
2 configuring the video processing module to automatically [compensating]  
3 compensate for differences in input video timing between respective [images]  
4 combinations of video data and video timing signals provided by said crosspoint  
5 switch and [providing] to provide dual image pointwise video processing operations  
6 and image accumulations of said respective images.

al out.

Sub C8

1 27. (Amended) A modular processing system comprising:  
2 at least one specialized processing module which contains parallel  
3 pipelined hardware [which] that is programmable to provide different specialized  
4 processing operations on an input stream of data;  
5 a general processing module containing a general purpose microprocessor  
6 which controls hardware and software operation of said specialized processing  
7 module and said general processing module, using a hardware control library  
8 loaded on said general purpose microprocessor, said hardware control library  
9 comprising a set of functions for programming said parallel pipelined hardware of  
10 said at least one specialized processing module and said microprocessor of said  
11 general processing module to perform predetermined specialized processing  
12 operations on the input stream of data; and  
13 a global control bus which provides control data to/from said hardware  
14 control library of said general processing module from/to said at least one  
15 specialized processing module separate from said stream of input data to be

A